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The advancement of semiconductor device fabrication has depended heavily on the 
evolution of optical lithography technologies. However, conventional optical lithography 
has reached the resolution limit. To overcome the barrier, many approaches have come 
under intense investigation. One way to achieve improvements in resolution is to simply 
migrate to a shorter wavelength optical lithography system. Unfortunately, a change of 
wavelength typically requires large capital expense and significant process development 
efforts. Another alternative is to take advantages of RET (Resolution Enhancement 
Techniques) that uses existing techniques which is available on the existing optical 
lithography tool.  Several RET such as OPC (Optical Proximity Correction), PSM (Phase 
Shift Mask), OAI (Off Axis Illumination) and polarization has been introduced to extend 
the life time of optical lithography. 
 
Chromeless Phase Lithography (CPL) has been considered as one of the most practical 
RET solutions providing low MEEF (Mask Error Enhancement Factor) and high 
resolution to support aggressive industry roadmap. There are several papers that show the 
advantages of the CPL compared to other types of RET. In this study, theoretical 
background of CPL is investigated. Several primary RET are adopted to enhance the 
lithographic performance.  Simulation and experimental results are compared and 
discussed. The study covers CPL data generation, mask fabrication, wafer printing and 
iii 
 
data collection on physical wafer. Limitations of mask fabrication are explored and taken 
into consideration during data generation. CPL data tapeout procedure and mask 
fabrication flow are discussed and proposed. 
 
Four major areas of process window optimization are investigated systematically. CPL 
data handling, which include three-zone layout decomposition, OPC and SRAF (Sub-
resolution Assist Feature) placement rule are studied. The original design data is split into 
pure phase, zebra and pure chrome type based on feature size. To enhance resolution, 
pure phase type is used as MEEF is low. Zebra type and pure chrome type are used for 
feature size bigger than 75 nm and 180 nm respectively. The results of optimizing 
illumination are presented and discussed. The 2D overlap region of diffraction order 
within the entrance pupil is analyzed. The investigation shows that process window can 
be improved through background noise reduction and illumination optimization. From 
mask making point of view, 3D mask effect and quartz depth optimization are also 
verified. The investigation shows that a 180° phase for CPL mask in 193 nm lithography 
is not optimized. The effective phase is 205° instead. High NA vector effects with 
considerable polarization and immersion lithography are introduced. Simulation results 
show DoF can be improved through polarization. By migrating from dry to wet 
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Device line width is getting narrower with an increase in complexity of integrated 
circuits. Conventional light sources and Chrome on Glass (CoG) patterning are no longer 
able to support today’s aggressive technology roadmap. Advanced technological 
improvements become a must in the semiconductor industry. RET are necessary to 
extend optical lithography. One of the potential candidates which are able to extend  
optical resolution and process limits (k1 factor) is CPL. This chapter provides the 
background and motivation for the study of CPL in optical lithography technology. 
 
1.1 Background 
Photolithography or optical lithography is a process, which uses light to transfer a 
designed pattern from a photomask to a photoresist (light-sensitive chemical) on a 
substrate. This process is used in micro and nano-scale fabrication to selectively remove 
parts of a thin film or the bulk of a silicon substrate. A series of processes, which include 
developing, etching, ashing (photoresist removal) and cleaning will then engraves the 
exposure pattern into the material underneath the photoresist. Photography is also helpful 
in determine area for implantation. Developed photoresist will allow implantation while 
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undeveloped photoresist will be used as hard mask to stop implantation onto the 
substrate. In modern 45 nm CMOS (complementary metal–oxide–semiconductor) 
technology, a wafer will have to go through photolithographic cycle up to 60 times.  
 
A photomask or mask is typically transparent fused quartz blanks covered with a pattern 
defined with an opaque pattern like chrome metal or semi-transparent pattern like MoSi 
absorbing film. The opaque pattern or semi-transparent pattern will block the light from 
shinning through the photomask while the holes or opening space will allow light to pass 
through in a defined pattern and exposure onto a photoresist coating. Electron beam or 
laser beam is used to define pattern on the photomask. Electron beam is a high-end while 
laser beam is a low-end photomask writing tool. Photomask can be used in wavelength of 
365 nm (UV), 248 nm and 193 nm (DUV). Special photomask has been developed to 
support wavelength of 157 nm (VUV) and 13.5 nm (EUV). In integrated circuit 
fabrication, a set of photomasks are needed, each define a specific design level and serve 
for different purposes. Photolithography stepper or scanner tool is selected for exposure 
process. 
 
Optical lithography has been a dominant patterning process for semiconductor fabrication 
since 1960, for about 50 years. As of today, optical lithography system has become the 
highest resolution and most accurate optical imaging systems ever produced. As the 
complexity of integrated circuits increased, the patterning process evolved from the initial 
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methods used in the printing industry to the sophisticated new imaging methods. One 
way to achieve improvements in resolution is to simply migrate to a shorter wavelength 
optical lithography system. Unfortunately, a change of wavelength typically requires 
large capital expense and significant process development efforts. Lithographers are 
continuously attempting to improve resolution and process window for manufacturing 
technology and develop new options for the next technology node. One alternative is to 
take advantages of RET. RET uses existing techniques which is available on the existing 
optical lithography tool. Several RET has been introduced such as OPC, PSM, OAI and 
polarization to extend the life time of optical lithography. CPL becomes an important 
candidate to extend the optical resolution and process limits (k1 factor) in 45 nm and 
beyond technologies.  
 
CPL offers many added benefits to the lithographer and mask maker in terms of 
performance, simplicity and cycle time. The designs and verifications are simplified. 
There is no requirement for alternating phase assignments. Hence, there are no phase 
conflicts that require resolution as seen with Alternating Phase Shift Mask. Besides, the 
technology is less sensitive to phase errors. CPL mask is a single mask solution. There is 
no need for a secondary exposure with an additional mask, thereby improving stepper or 
scanner throughput relative to Alternating Phase Shift Mask. Compared to Attenuated 
Phase Shift Mask, CPL has flexibility to optimize the process window through mask data 
type decomposition into pure phase, zebra and pure chrome type as shown in Fig1. CPL 
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1.2 Research Contributions 
This thesis describes issues associated with the characterization of Chromeless Phase 
Shift Mask technique for sub-45nm lithography. Several RET are studied. Process 
window optimization solutions for CPL are introduced and presented. 
 
In this course of the research, I have studied theoretical background of CPL. I have learnt 
and performed several simulations studies on CPL with commercial lithography software 
(Lithocruiser, CPLBuilder and Maskweaver of ASML, Calibre Workbench of Mentor 
Graphic and SOLID-E of Synopsis). The simulation is based on a resist model, which is 
highly dependent on the properties of the wafer resist and bottom anti-reflective coating. 
 
I have developed a tapeout flow for CPL mask which is useful for mass production. 
Several types of test pattern are designed by myself with commercial software (IC Graph 
software from Mentor Graphic), which include linearity, through pitch, SRAM and logic 
test cells. I also setup and optimize the rule of OPC, the placement rule of SRAF and the 
algorithm of layout decomposition in order to enhance the printing resolution and process 
window. A 193 nm CPL mask is fabricated to carry out the experimental work. 
 
I have done collaboration work with DNP maskhouse to optimize and freeze the CPL 
mask fabrication process. I have examined CPL lithographic performance through 
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experimental works. The experimental works include wafer printing with optical 
lithography system, feature measurement with SEM (scanning electron microscope) tool 
and optical inspection. Experimental and simulations results are compared and presented. 
Several process window optimization methods are introduced and discussed. 
 
I have studied the 3D mask effect of CPL mask. I have investigated the impact of mask 
topography on the lithographic performance. 3D mask simulations which include mask 
intensity and near field effects are performed. I have proposed optimum quartz etch for 
CPL mask, which are 205° instead of 180°. I have proposed phase change specification 
should be controlled at +/- 1.5° in order to obtain optimum process window. 
 
I have investigated the influence of high NA vector on the image formation. I have 
studied polarization effects in optical lithography and have proved that Azimuthal 
polarized light source results in better process window compared to unpolarized and 
radially polarized waves. Besides, I have also investigated impact of immersion 
lithography on the lithographic performance. The results show that immersion 
lithography system achieves at least a 60% improvement in DoF compared to dry 
lithography system. 
 




The dissertation is organized as follows:  
In Chapter 2, the evolution of integrated circuit and lithography tool are reviewed. 
Several Resolution Enhancement Techniques (RET) to extend optical lithography are 
introduced.  
 
In Chapter 3, the theory of optical lithography (Rayleigh criterion) is introduced. CPL 
mask transmittance and diffraction orders are discussed. 
 
In Chapter 4, several commercial lithography softwares: Lithocruiser, CPLBuilder and 
Maskweaver of ASML and SOLID-E of Synopsys are introduced. Procedures of 
lithography simulation approaches are presented. Layout decomposition into pure phase, 
chrome and zebra type, Optical Proximity Correction (OPC) and 3D mask simulation 
setup are discussed. 
 
In Chapter 5, experimental works are presented. Several flows on CPL mask tapeout, 
mask fabrication process and wafer printing are introduced. Design of experiments 
(DOE) that have been carried out to study CPL mask lithographic performance: 
resolution limit and process window are presented. 
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In Chapter 6, several areas of CPL process window optimization are presented. Data 
handling optimization, illumination optimization, 3D mask effect and high NA vector 
effect are studied. Simulation and experimental results are presented. 
 
In Chapter 7, the thesis concludes with a summary of the most important results, 
recommendation and provide outlook or ideas for future research which is worthy for 






This chapter reviews the evolution of integrated circuit and lithography tools. Several 
RET to extend optical lithography are introduced. RET that derived from four basic 
properties of a wave: wavelength, amplitude, phase and direction can be categorized into 
OPC, PSM, OAI and polarization illumination. The theory of optical lithography 
(Rayleigh criterion) and CPL are then discussed.  
 
2.1 Development of integrated circuit 
The first PN junction was introduced by Russel Ohl at Bell Labs in 1940. The PN 
junction can produce 0.5 volts when exposed to light. With the invention of PN junction, 
it creates a stage for integrated circuit. In 1950s, more inventions of integrated circuit are 
published and discussed [1-6]. The first MOSFET (metal–oxide–semiconductor field-
effect transistor) was fabricated by Kahng at Bell Labs in 1960 [5] [7]. At the same time, 
the first silicon wafer with 0.525 inch was introduced [8]. The first commercial IC 
(integrated circuit) was introduced by both Fairchild and Texas Instrucments. In 1963, 
Frank Wanlass from Fairchild Semiconductor published an idea of Complementary-MOS 
(CMOS) [9]. On 5th Dec 1967, Wanlass was issued U.S. Patent # 3,356,858 for "Low 
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Stand-By Power Complementary Field Effect Circuitry". CMOS forms the basis of the 
vast majority of all high density ICs manufactured today.  
 
In 1965, Gordon Moore, director of research and development at Fairchild 
Semiconductor wrote a paper for Electronics entitled "Cramming more components onto 
integrated circuits" [10]. In the paper, Moore observed that "The complexity for 
minimum component cost has increased at a rate of roughly a factor of two per year". 
With this publication, the observation became a well known Moore’s law (the number of 
components per IC doubles every 18 months) and the law still holds till today. 
 
The first microprocessor was invented and in production in 1971. The microprocessor 
was named 4004 by Intel [11-13]. It was a 10 um technology device. In 1974 Intel 
introduced the 8080 chip, the first commercially successful microprocessor which was 
used in Altair Computer [14]. 8080 chip used 1 polysilicon layer and 1 metal layer. It has 
6,000 transistors and is a 6 um technology device. From 1970s till 2000s, microprocessor 
technology evolves rapidly from 10 um technology to 45 nm technology.  
 
Historically, silicon wafer sizes have changed every 10 to 12 years. Silicon wafer size 
range from the first 0.525 inch in 1960 to the last being 300 mm in 2001. The ITRS 
(International Technology Roadmap for Semiconductors) projects the next silicon wafer 
size change in 2012. Increasing in silicon wafer size will be able to support the global 
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demand and it is proven to be cost effective with taking into consideration on technology 
node. Researchers are still looking into advantages to have 450 mm silicon wafer in 
future. With the increasing in silicon wafer size and global demand, evolution of 
lithography tool becomes critical. 
 
2.2 The evolution of lithography tool 
Optical lithography has been used in patterning process for semiconductor fabrication 
since 1960. Optical lithography comprises four basic elements: an illumination system, a 
photomask, an exposure system and a wafer. Patterns on the photomask are replicated by 
the exposure system onto the photoresist-coated wafer. As the complexity of integrated 
circuits increased and the device line width decreased, patterning process has to evolve 
from the initial simple printing process to the sophisticated imaging methods. The 
evolution of lithography tool has a few trends: separation between the photomask and 
wafer is increasing, the area of exposure is generally decreasing, the bandwidth of 
illumination light is narrower and the dimension control requirements become more 
stringent. 
 
2.2.1 Contact printing and proximity printing: 1960 – 1975 
In mid 1960’s, when the device dimensions were about 5um, process for transferring 
patterns onto the wafer was dominated by contact printing. Contact printing, as illustrated 
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in Fig. 2.1 (a) is a form of photolithography whereby the image to be printed is obtained 
by illumination of a photomask in direct contact with a substrate coated with an imaging 
photoresist layer.  
 
The photomask has to be the same size as wafer or substrate. Light with a wavelength of 
about 400 nm is used in contact printing. In this technique, photomask must be thin and 
flexible to allow better contact over the whole wafer and to achieve uniformity of 
attainable resolution across the wafer. Contact printing was constrained by practical 
difficulties of the continuous shrink in circuit dimension. Besides, contact printing also 
results in defects in both the photomasks and wafers used. Mask defects such as pinholes, 
scratches, intrusions and star fractures will be reproduced in subsequent exposures. 
Regular disposal of photomasks is needed after a certain level of use. 
 
Technical difficulties in contact printing on the inevitable transfer of defects from the 
photomask to wafer or wafer to mask have led to the introduction of proximity printing, 
in which the photomask was placed with a gap of 10 um top 25 um from the wafer 
surface, as shown in Fig. 2.1 (b). With this technique, photomask have longer useful lives 
compared to those used in contact printing. The tradeoff encountered with the gap 
between the photomask and wafer surface is the reduction of resolution. When light 
passes through slits on a photomask, diffraction of light occurs and reduces printing 
resolution. This type of diffraction is known as Fresnel diffraction, or near-field 








Fig. 2.1: Schematics of (a) contact printing and (b) proximity printing [15] 
 
2.2.2 Projection Printing: 1970 – 2003 
The limitation of resolution on proximity printing led to the introduction of projection 
printing in the mid-1970s. Projection printing also involves no contact between the 
photomask and the wafer. Projection printing requires objective lens between the 
photomask and the wafer. The objective lens will collects diffracted light from the 
photomask and project it onto the wafer. This technique employs much larger gap 
between the photomask and the wafer compared to proximity printing. Fresnel diffraction 
or near-field effect is no longer involved. Instead, Fraunhofer diffraction or far-field 
effect is applied under this technique.  
 
The early projection printing systems were designed for full-wafer exposure without 
demagnification (1:1), as shown in Fig. 2.2 (a). With increasing wafer size from 2.25 inch 
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(1970), 3 inch (1973), 4 inch (1975), 5 inch (1979) and 6 inch (1981) [16] projection 
printing without demagnification has reached its limitations. It is because photomasks 
need to grow in size to match the larger wafers. This trend continues until wafers reached 
6 inch in diameter and the photomasks size is 6 inch x 6 inch. Lithographers find 
difficulties to image all features onto a wafer simultaneously. The image field has to be 
partitioned and to have more than a single mask exposure onto the wafer.  
 
Scanning projection printing, as shown in Fig. 2.2 (b) becomes one of the first 
partitioning approaches. The photomask is projected onto the wafer by scanning a ring-
shaped image field. This technique improves the imaging capability to print all features 
onto a wafer simultaneously. However, this technique does not solve the difficulties 
dealing with the continuous increase in wafer size and reduction on feature dimension. 
Reduction projection printing is needed. This technique, as illustrated in Fig. 2.2 (c), step 
and repeat (stepper) and Fig. 2.2 (d), step and scan (scanner) require addition wafer 
alignment step but eliminate making of 1:1 masks. Scanner imaging system has better 
























Fig. 2.2: Schematics of various types of projection system 
 
In 1978, photolithography step and repeat system (stepper), the GCA 4800 DSW, as 
shown in Fig. 2.3 was invented by GCA (Geophysical Corporation of America) to 
increase the printing resolution and enabling line width shrinks. The reduction lens made 
16 
 
by Carl Zeiss, has a 10:1 reduction ratio with a numerical aperture of 0.28 and field size 
of 10 mm x 10 mm. Exposure wavelength that was used is g-line (436 nm) from a high-












Fig. 2.3: GCA 4800 DSW 10:1 Reduction Stepper 
 
In 1980, the first commercial photography step and repeat system (stepper), NSR-1010G 
was introduced in Japan by Nikon. The stepper technology was copied from GCA [17]. 
The exposure wavelength of the tool was still g-line (486 nm). In 1982, first stepper was 
shipped to USA. Nikon surpasses GCA in total units of stepper shipped and sales revenue 
in 1985. The first Nikon’s i-line (365 nm) stepper, NSR-1010i3 and first KrF (248 nm) 
stepper, NSR-1505EX were shipped on 1984 and 1988 respectively. ASML, a European 
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photolithography system manufacturer commercializes the first stepper PAS 2000/10 g-
line (486 nm) in 1985. The technology was spinning out from Philips. ASML’s stepper 
has better alignment performance compared to Nikon’s stepper. The first ASML’s i-line 
(365 nm), PAS 2500/40 and KrF (248 nm), PAS 5000/70 stepper were shipped in 1987 
and 1991 respectively.  
 
Photolithography productivity increases when the stepper image size increases due to 
fewer exposures per wafer. Higher resolution means more circuits per wafer. Reduction 
ratios are reduced as the chip size requirements grow in order to accommodate larger 
chips and more chips on the same photomask to be imaged onto the wafer. Reduction 
ratios have been reduced from the very beginning 10:1 from GCA’s tool to 5:1 and then 
4:1 on Nikon and ASML photolithography tool. 
 
Stepper technology hit its limitation with the continuous increase in chip size and more 
stringent dimension control requirements. New technology was then introduced which is 
step and scan projection lithography system. The photomask is scanned rather than 
exposed all at once. Repeated stepping and scanning exposes an entire wafer. Scanner 
tool is able to increase image field coverage without increasing the natural field size of 
the lens. In 1995, Nikon shipped the first step and scan (scanner) KrF (248 nm) tool, 
NSR-S201A. Scanner performance is much better compared to stepper as it can reduce 
the iso-dense bias. Other than that, uniformity is improved. ASML and Nikon shipped 
their first ArF (193 nm) scanner PAS 5500/500 and NSR-S302A in 1997 and 1999 
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respectively. In 2000, ASML introduced the TWINSCAN product platform, using two 
wafer stages to increase throughput. ASML surpassed NIKON and become the world 
number one photolithography tool supplier in 2002.  
 
2.2.3 High NA and immersion photolithography: 2003 – present 
Lithographers face an even greater challenge keeping up with Moore’s Law in early 
2000. Both 157 nm and 193 nm wavelength were being developed along with other 
optical and non-optical approaches and it seems no obvious solution to meet the long 
term need [18]. In 2003, 157 nm has been announced as impractical road map for optical 
lithography after 193 nm due to the stringent control on scanner environment and 
photomask or pellicle requirements. Researchers continue to put enormous effort or 
investment to support advanced optical lithography due to its tremendous staying power. 
Besides improvements with shorter wavelength and bigger numerical aperture, further 
resolution solution have been explored with the introducing of DFM (Design for 
Manufacturability), material improvements and RET, which include PSM, OPC, and 
customized illumination that allow systems to operate at smaller values of k1. In 2003, 
wafer-immersion lithography, as shown in Fig. 2.4 at 193 nm was commercialized after 
solving the design problem with the lens. Wafer-immersion lithography in principle will 
allow the NA to rise to nearly 1.4 [19-22]. ASML and Nikon shipped their first ArF (193 














Fig. 2.4: Schematic diagram of wafer-immersion lithography tool 
 
2.3 Extending optical lithography with Resolution Enhancement 
Technique (RET) 
Lithographers did predict optical lithography will be dead when the feature size of 
integrated circuit reaches about 1 um.  However, the prediction is not true since optical 
lithography is still being used for 32 nm technology. In 2006, IBM scientist claimed that 
they are able to print 32 nm design rule features with 193 nm optical lithography together 
with RET and high index liquid immersion system. The resolution of optical lithography 
is basically limited by the wavelength of exposure system. However, by employing RET, 
the minimum feature size that can be printed on wafer can be further reduced to about 
20% smaller than the wavelength of exposure system. RET play an important role in 
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extending optical lithography, which include OPC, PSM, OAI and polarization 
illumination. RET are derived from four basic properties of a wave: wavelength, 
amplitude, phase and direction. In optical lithography, wavelength is set by the exposure 
system. OPC is to control amplitude by changing the mask transmissions and polygon 
shapes, PSM is to control phase of the wave while OAI and polarization illumination will 
be able to control the propagating of the wave by changing the direction of how light is 
directed on a photomask [23-27].  
 
2.3.1 Optical Proximity Correction (OPC) 
OPC is used to optimize the aerial image formed by a projection lens and to compensate 
image error due to diffraction or process effects. In this technique, an OPC simulation 
program is used to simulate a 2D aerial image from a photomask pattern considering the 
illumination condition and recipe model. Based on a simulated aerial image, the 
photomask pattern will be manipulated so as to improve pattern fidelity on wafer 
printing. Three common OPC applications are to resolve line width difference due to 
pattern density variation, line end shortening and corner rounding. Line width difference 
due to pattern density variation can be resolved by employing linewidth adjustment based 
on the proximity effect or with the placement of SRAF or scattering bar adjacent to main 
features [28]. SRAF can be used to reduce iso-dense bias. SRAF are narrow lines or 
spaces placed adjacent to a main feature to make a relatively isolated main feature behave 
lithographically closer to a dense main feature. Line end shortening and corner rounding 







in the design as these sub-resolution features are able to enhance the light transmitted 
through line end and corners.  
 
OPC application will increase the cost of photomask. Data volume of the photomask 
layout will increase dramatically with the application of OPC. This increases mask writes 
cycle time. Photomask supplier will have to use better photomask writing tool to resolve 
the sub-resolution features on the photomask. Furthermore, photomask supplier will 
encounter inspection problem as the sub-resolutions features are much smaller than the 
minimum main features. Figure 2.5 shows an illustration of serifs, hammerhead and 















2.3.2 Phase Shift Mask (PSM) 
PSM utilizes the interference generated by phase differences on the photomask to 
improve the image resolution in wafer printing. Material and structure optimization are 
critical to control the phase of the exposure light accurately. Compared to the 
conventional binary photomask, binary photomask does not utilize phase shift concept. 
All types of PSM employ the same principle, in which the destructive interference of 
light of opposite phases is used to improve image contrast [29]. 
 
A binary mask, as shown in Fig. 2.6 consists of quartz and chrome features. When light 
hits the photomask, light will pass through the clear quartz region while block by opaque 
chrome region. Exposed region on the photoresist (positive resist) will be removed in the 
developing process and leaving the unexposed region as features on the wafer. As feature 
sizes and pitches shrink, the resolution of the projection optics begins to limit the quality 
of the resist image. There is significant energy (and intensity, which is proportional to the 
square of the energy) even below the opaque chrome areas, due to the very close 
proximity of the neighboring clear quartz areas. This "unwanted" energy affects the 
quality of the resist profiles, which are ideally vertical. Therefore phase-shift techniques 
are designed to "sharpen" the intensity profile, and thus the resist profile, which allows 
smaller features to be printed. There are several types of phase shift mask that has been 
used in recent years to extend the limits of optical lithography, which include Att-PSM 
(Attenuated Phase Shift Mask), Alt-PSM (Alternating Phase Shift Mask) and the latest 
CPL photomask.  
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Att-PSM, as shown in Fig. 2.7 form their patterns through adjacent areas of quartz and, 
for example, molybdenum silicide (MoSi). Unlike chrome, MoSi allows a small 
percentage of the light to pass through (typically 6%, 8%, 12% or 18%). However, the 
thickness of the MoSi is chosen so that the light that does pass through is 180° out of 
phase with the light that passes through the neighboring clear quartz areas. The light that 
passes through the MoSi areas is too weak to expose the resist, however the phase delta 
serves to "push" the intensity down to be "darker" than similar features in chrome. The 
result is a sharper intensity profile which allows smaller features to be printed on the 
wafer. The faint aerial image formed by the attenuated features is 180° out of phase and 
thus "darker' than similar chrome features (as in binary masks).  
 
Alt-PSM, as shown in Fig. 2.8 employs alternating areas of chrome and 180° shifted 
quartz to form features on the wafer. Alt-PSM is a powerful but complex technology. The 
process of manufacturing the mask is considerably more demanding and expensive than 
that for binary masks. Furthermore, the Alt-PSM must be accompanied by a second 
"Trim" mask, resulting in extra cost and decreased stepper throughput. Chrome lines on 
the reticle are bordered on one side by quartz of phase 0°, and on the other side by quartz 
of phase 180°. As the phase goes from positive to negative, it passes through zero phase 
value. The intensity (proportional to the square of the phase) also goes through zero 


































Fig. 2.8: Schematic diagram for an alternating phase shift mask (Alt-PSM) [29] 
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CPL mask, as shown in Fig. 2.9 is a strong phase-shift mask containing chrome, phase, 
and variable transmission (chrome & phase) features, typically including the use of 
scattering bars and model-based OPC. CPL imaging techniques include the use of high 
NA, off axis illumination and design-specific customized illumination that enable low k1 
(< 0.35) lithography process for the 90 nm, 65 nm, 45 nm and below technology nodes.  
 
CPL creates a high contrast wafer images with the combination of two neighboring π-
phase edges. The phase shift region is created by etching the substrate of quartz to certain 
depth, which is dependent on the wavelength of the lithography system. There are two 
types of CPL: pure phase and zebra type for critical line dimensions. Both types of CPL 
masks require chrome pads to be added in the circuit line junction region to enhance the 
contrast and resolution.  
 
Compared to Att-PSM, CPL has better flexibility on process window tuning by 
optimizing the chrome shielding. CPL is a single mask, single exposure and much easier 
to handle in terms of data handling as compared to Alt-PSM. Unlike the Alt-PSM, CPL 
does not require complicated phase coloring, restricted design rule and double exposure. 
With the combination of customized off axis and polarized illumination, strong phase 
shift mask (CPL PSM), OPC and high NA lens, CPL enables fabrication of devices for 


























2.3.3 Off Axis Illumination (OAI) 
There are two types of illumination system: on axis and off axis illuminations. In on-axis 
illumination, the larger the partial coherence factor, the higher the resolvable spatial 
frequency. However, using large partial coherence factor to print dense patterns is not 
optimal as it increases the DC background rather than contributing to image contrast or 
image formation [15]. As illustrated in Fig. 2.10, three point sources: 0th, 1st and -1st 
orders are represented by the shaded region. The DC background, which will degrade the 














Fig. 2.10: Three point sources: 0th order, 1st order and -1st order 





Off axis and customized source illuminations have become popular as they are able to 
improve printing resolution and increase the DoF for dense pitch patterns without having 
a higher-NA lens or shorter wavelength of lithography system. The amount of DC 
background can be reduced with off axis illumination. The resolution is enhanced by 
modifying the direction of incidence of the illumination on the photomask. Compared to 
on-axis illumination, off axis illumination directs the beam of light through the 
photomask in a direction that makes it strike the projection-lens at the edge of the 
entrance pupil rater than the center of entrance pupil. Diffraction angle increases when 
pitch of pattern decreases. Printing resolution with both on-axis illumination and off axis 
illumination are comparable when the diffraction angle is small, as shown in Fig. 2.11 (a) 
and (b). However, when the diffraction angle is big, as shown in Fig. 2.12 (a) and (b), 
entrance pupil in on-axis illumination system will not be able to capture the 1st orders of 
light. Pattern on wafer will be unresolved. Compared to off axis illumination, entrance 
pupil in off axis illumination system is still able to capture 1st order and 0th order light. 
Hence, off axis illumination demonstrates advantages in dense pattern resolution 
enhancement. One of the limitations of off axis illumination is that it does not give the 
same resolution enhancement for both isolated and dense patterns. Compensation for loss 
of illumination is necessary.  
 
There are two methods for off axis illumination: by blocking the light path (hard-stop 
aperture) or DOE (diffractive optical element). A DOE is preferred compared to a hard-
stop aperture as a DOE is able to preserve the energy from the light source to the mask 
and reduce throughput loss. Furthermore, several types of complex source shapes can be 
29 
 
created with a smooth distribution of light across the aperture. It makes the 
implementation of off axis illumination easily as lithography manufacturers can provide 
any of the illumination aperture types as requested by lithographer. Some common off 
axis illumination configurations are shown in Fig. 2.13. Most of the commercial 
simulation tools use pixel-based representation, which is able to handle continuously 
distributed light sources. The total energy falling onto a mask can be described as [41]: 
dxdyyxSE A ),(∫∫=      (2.1) 
where S is the source function and A is the source area.     





























































































Fig. 2.13: Common off axis illumination configuration (a) quadrupole, (b) dipole (c) 
annular 
 
2.3.4 Polarization effects in optical lithography 
In describing polarization, the electric field vector is included while the magnetic field is 
ignored. The electric field vector consists of two components, namely the TM 
(transverse-magnetic) and TE (transverse-electric) waves. The TM wave is expressed as a 
p-like electric field while the TE wave is expressed as an s-like electric field. 
 
As illustrated in Fig. 2.14, polarization plays an important role in optical lithography as it 
affects the contrast of a printed wafer image. In a low NA optical system, the effect of 
TM is not significant. However, in a high NA optical system, the TM component can 
degrade the image contrast which is expressed as (Imax-Imin) / (Imax + Imin) or (ITE - 
ITM) / (ITE + ITM). As shown in Fig. 2.15, polarization can be classified into homogeneous 
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and inhomogeneous types. The Y Linear and X Linear are homogeneous type, used for a 
single directional design pattern. Azimuthal (TE) and Radial (TM) are inhomogeneous 



































Fig. 2.15: Source Polarization (a) homogeneous (b) inhomogeneous 
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This chapter reviews the theory of optical lithography (Rayleigh criterion and extension), 
and CPL mask transmittance and diffraction orders. 
 
3.1 Rayleigh criterion and the extension 
Device line width is getting narrower with an increase in complexity of integrated 
circuits. Conventional light sources and CoG (chrome on glass) patterning are no longer 
able to resolve the small feature on wafer printing. Advanced technological 
improvements become a must in the semiconductor industry.  
 
Contact printing which was introduced in 1960s defines the theoretical resolution as [15]: 
Resolution, 
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3 zR λ=      (3.1) 






Proximity printing was then introduced. Proximity printing creates a gap between the 
photomask and the wafer surface to prolong the life time of the photomask.  Proximity 
printing resolution can be improved by reducing the gap between the photomask and the 
wafer or introducing shorter wavelength of exposure light. The theoretical resolution of 





3 zgR += λ     (3.2) 
where g  is the distance between the photomask and the resist surface. 
 
Projection printing was introduced in the mid-1970s to improve the resolution. 
Resolution of projection printing depends on the exposure wavelength, coherence of the 
incident light and the numerical aperture, NA of the lens. The achievable resolution is 
governed by Rayleigh’s criterion.  
Rayleigh’s equation defines half-pitch resolution as  
Resolution, 
NA
kR λ1=      (3.3) 
Depth of Focus, 22 NA
kDoF λ=    (3.4) 
where λ denotes illumination wavelength and NA denotes numerical aperture of the lens. 
k1 and k2 are  proportionality constants that can be defined as degree of process difficulty. 
Both k1 and k2 depend on the specific resist material, process technology and image 




enhanced with a higher NA and shorter exposure wavelength but it will reduce depth of 
focus (DoF). DoF of a lens is inversely proportional to the square of the numerical 
aperture or NA. Limited DoF will cause some points of the wafer to be out of focus and 
not able to achieve required CD target on wafer due to imperfect wafer surface flatness. 
As a result, lithographer has to consider the compromise between resolution and DoF 
dealing with projection lithography.  
The numerical aperture NA of a lens is defined as  
θsinnNA =       (3.5) 
where n is the refractive index of the medium surrounding the lens and θ , as shown in 
Fig. 3.1 is the highest diffracted angle that can be captured by the lens [45]. 
 
Based on Rayleigh’s equations, two methods to improve the resolution limit are to apply 
shorter wavelength of exposure light source or incorporate higher numerical aperture of 
projection lens in the lithography system. However, these methods result in the loss of 
DoF.  As shown in Fig. 3.2, higher NA will reduce DoF. Several methods have been 
proposed by lithographer to allow operation of manufacturable lithography processes at 
lower k1 factors, which include introduction of RET, shorter wavelength and the recent 


























































In 2003, F2 lithography using 157 nm exposure light source was removed from the 
optical lithography roadmap. Several key problems in F2 lithography are still 
insurmountable. The 157 nm pellicle membranes cannot withstand more than 10 
exposures; hard pellicle technology is far from manufacture-worthy, ditto for the F2 resist 
systems and lens makers are still facing quality and quantity problem with the lens 
material, CaF2. Besides, F2 lithography system requires an oxygen-free and water-vapor-
free atmosphere, together with many other complications [46]. Immersion lithography 
system is better than a system with shorter vacuum wavelength as the development effort 
on new mask; lens and resist materials are greatly reduce. 
 
Immersion lithography uses exposure tools whereby the space between the last elements 
of the imaging lens and the surface of the photoresist on the wafer is filled with fluid such 
as water, as shown in Fig. 3.3. With a higher-index medium, light of higher spatial 
frequencies can be coupled to the resist, hereby improves the resolution. The liquid 
coupling also minimizes the reflection loss at the two interfaces affected. In dry 
lithography, light will suffer total internal reflection when the NA reaches its limit. By 
taking advantage of the refractive index of the liquid, immersion lithography is effective 












Assuming, id RR =  
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kDoF λ=        (3.9)  
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3.2 Chromeless Phase Lithography (CPL) mask transmittance and 
diffraction orders 
CPL mask is a three beam (-1, 0, +1 diffraction orders) imaging system [49].  CPL mask 
uses destructive interference between light transmitted through 0° and 180° regions to 
form dark images on wafer printing. Aerial image intensity determined by primary 
diffraction orders is controlled by mask feature transmittance value. For coherent 
illumination, the intensity transmittance function T(x) is related to the complex amplitude 
transmittance function t(x) for the electric field and can be expressed as [49][50]: 
))(exp(.)()( xjxTxt φ=     (3.12) 
where )(xφ denotes phase shift introduced by the shifter for Att-PSM or quartz depth for 
strong phase shift mask which include CPL.  Considering an infinite grating on a clear 
field mask with a line width, w, line space, s, pitch, p, the mask transmittance, m(x) can 
















−⊗= ,  p = s + w (3.13)  
 
From Fourier optics, the electric field transmitted by the mask forms a distribution in the 
pupil plane, which is proportional to the mask spectrum. The field for a point source is 
given by the following equations: 
E (x) = ))](()([ xtFfPF x




I(x) = )()( * xExE       (3.15) 
where, t(x) is the mask transmittance function and F(t(x)) is the mask spectrum that 
directly contributes to the electric field. F is the Fourier transform operator, F − is the 
inverse transform operator, P is the pupil function, f x is the pupil frequency coordinate, E 
is the electric field, and I is the intensity at the image plane. Fourier transform of Eq. 






















where λθ np =)sin( , )sin(θ=xk  
 
The 0th order and ±1st order amplitude can be calculated using the following equations: 
for 0th order:  





+−=       (3.17)  
for ±1st order:  









w += ππ     (3.18)  
Eq. (3.17) indicates that the 0th order amplitude decreases as the mask intensity 
transmittance increases. Eq. (3.18) indicates that the ±1st order amplitude increases as the 
mask intensity transmittance increases. Eq. (3.17) and Eq. (3.18) can be further simplified 




For CPL with pure phase type, the 0th and ±1st order amplitude can be expressed as  
0th order, F 0 ]2[
1 wp
p
−=     (3.19) 
±1st order, F 1 )sin(2 p
wπ
π=     (3.20) 
For CPL with zebra type (50% transmittance), the 0th order and ±1st order amplitude can 
be expressed as 
0th order, F 0  = )]707.1([
1 wp
p
−    (3.21) 
±1st order, F 1 )sin(707.1 p
wπ
π=    (3.22) 
 
For CPL with pure phase type (100% transmittance), 0th order component is not present 
when 1:1 line to space ratio is used or when wp 2= , as discussed in Eq. (3.19). The lens 
pupil receives only ±1st order light as the 0th order light is cancelled and no images are 






Lithography simulation approaches are presented in this chapter. Several commercial 
lithography softwares: Lithocruiser, CPLBuilder and Maskweaver of ASML and SOLID-
E of Synopsys are introduced. Layout decomposition into pure phase, chrome and zebra 
type, OPC, placement of SRAF and 3D mask simulation setup are discussed. 
 
4.1 Simulation models 
Two phases of simulation are carried out. The first phase is based on mathematical 
calculation which considers the 0th and ±1st orders amplitude as mentioned in Chapter 3. 
The second phase of the simulation is based on a resist model, which is highly dependent 
on the properties of the wafer resist and bottom anti-reflective coating. Typically, the 
electromagnetic wave transmitted through a thin film (wafer resist in this case) can be 
expressed as [23]: 






where E denotes the electromagnetic wave, A is the wave amplitude, i is a complex 
number, φ is the phase change, d is the resist thickness and λ is the wavelength of the 
lithography system.  
n~ is the complex reflection index that can be expressed as: 
n~ ikn −=       (4.2) 
where n denotes the real index of refraction, which influences the phase while k denotes 
the extinction coefficient which influences the transmittance. Both n and k are critical in a 
resist model based simulation which predicts the mask performance on wafer printing.  





   (4.3) 
The intensity in the resist can be expressed as  
)()()( xExExI ∗=       (4.4) 
  
CPL mask simulations are performed with several commercial lithography softwares: 






4.2 Lithocruiser  
Lithocruiser simulation software of ASML, as shown in Fig. 4.1 can be used to develop 
new lithography processes and optimize existing processes at the design, photomask and 
imaging levels. Lithocruiser can take in all lithography parameters such as numerical 
aperture, illumination types, wavelength and resist parameters. Lithocruiser simulates, 
analyzes and optimizes the ASML scanner performance and mask design simultaneously. 
Many functions can be carried out with Lithocruiser such as pupil, OPC, NA, source 
optimization and process analyzer. 
 
Lithocruiser consists of 7 pages and 4 modules. 
Page 1: Numerical Setting  - to have general image, grid and FEM settings. 
Page 2: Machine   - to select machine type, magnification and wavelength. 
Page 3: Reticle Design  - to create test pattern to be studied and evaluate. 
Page 4: Resist  - to define resist and ARC (anti-reflective coating) 
parameters. 
Page 5: Exposure   - to define exposure condition and illumination types. 
Page 6: Rule OPC  - to create simple rule based OPC (Optical proximity 
correction) on main features. 
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Page 7: Metrology   - to define features to be measured and analyzed.  


















Fig. 4.1: Graphic User Interface (GUI) of Lithocruiser of ASML 
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4.3 CPL Builder 
CPL Builder of ASML is a commercial mask design tool for CPL mask development 

















CPL Builder consists of 4 pages: 
Page 1: Input/Output  - to set gds input and output information 
Page 2: Model Setup  - to set parameters for illuminators, exposure, and SRAF rule file 
Page 3: Zone Det  - to decompose original layout into 3 zone: 
 pure phase, zebra and pure chrome types 
Page 4: Model OPC  - to define snippet and model based OPC options 
 
CPL Builder can take parameters from all the pages and output the data in target layer 
(original data), mesa layer (pure phase layer), chrome layer, 1st write layer, 2nd write 
layer, and contour layer. Mesa layer (pure phase layer) and chrome layer are needed for 
lithographer to review the layout after decomposition. These layers, which represent 
physical data (chrome, quartz or etched quartz) on the photomask, will be used in mask 
inspection process. 1st write layer and 2nd write layer are needed for mask writing process. 
1st write layer is to define geometry on the photomask while 2nd write layer is to remove 
the chrome layer on the photomask. Contour layer is to allow lithographer to review the 
aerial image or latent image based on calibrated optical model or resist model. Figure 4.3 
shows a sample of original data, mesa layer, chrome layer and contour layer. CPL 
Builder will allow multi threads CPU running in order to speed up the data generation. 




b) Mesa Layer (Phase Layer) and Chrome Layer
output from CPL Builder
Phase Layer
Pure Chrome
























Fig. 4.3:  Illustration of original data, mesa, chrome and simulated contour layers 
  
51
4.4 Maskweaver Empirical Model Optical Proximity Correction 
 Maskweaver of ASML provides a full-chip, hierarchical, model-based OPC capability 
with native implementation of ASML’s patented CPL Builder. It helps lithographer to 
address the low k1 imaging requirements by giving precise OPC model, which is 
calibrated to actual wafer results.  
 
Maskweaver Empirical Model Optical Proximity Correction is able to model all pitches. 
Model calibration is made directly from SEM photos, as shown in Fig. 4.4 which account 
for the localized proximity effect for both line-end and line width. Maskweaver Empirical 
Model Optical Proximity Correction will take numerical aperture and illumination setting 
into consideration. Isolated, semi-dense and dense features can be calibrated under the 
same OPC model. 
 
Figure 4.5 shows Maskweaver Empirical Model Optical Proximity Correction calibration 
steps to apply model-based OPC on an actual device (full chip solution) for mask 
making. A good model-based OPC calibration engine requires: 
- ease of calibration 
- able to handle different types of complex 2D patterns 
- high precision and is able to predict the process behavior 
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- capability to perform calibration for SRAF (Sub-resolution Assist Feature) 
SPIF (System Pseudo-Intensity Function) is an Optical Proximity Correction (OPC) 








=       (4.5) 
where 
iα is a weighting coefficient to be calibrated and optimized 
),( yxM is the mask transmission function 
),( yxiψ is the set of basis functions that have been chosen to represent optical imaging 










(a) Dense Main Features   (b) Isolated Main Features 
 
Fig. 4.4: Sample of Scanning Electron Microscope (SEM) images 
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Step 2: Provide three inputs to Maskweaver OPC engine (for 
the 1st calibration only)
Input 1: 
SEM photos of resist patterns (70kx or higher magnification, 
same magnification for all photos)
SEM CD data for calibration
Input 2: Original Gds data (no OPC) that is corresponding to 
the resist SEM photos
Input 3: Process parameters for resist patterns: 
NA, illumination types, exposure dose, resist 
thickness and substrate.
Step 3: Perform Empirical Model Calibration
Step 1: Define critical patterns for model calibration
Step 4: Output Empirical Model (SPIF Kernel) parameters
Step 5: Verify the calibration performance on non-calibrated 
resist pattern



























4.5 SOLID E 
SOLID E of Synopsys models all of the processes and techniques involved in optical 
microlithography. It can simulate the evolution of three-dimensional topographic features 
in integrated circuit devices throughout the various phases of the microlithography 
process. Due to its sound physical approach, SOLID E has a high predictive power, 
enabling lithography engineers to draw on simulation results to develop and optimize 
process technologies. 
 
SOLID E sets a new standard in lithography simulation, addressing the challenges found 
in current and future process technology nodes. It provides a powerful analysis tool to 
simulate rigorously the outcome associated with the most advanced RET including 
immersion lithography, effects due to mask and wafer topography, and their impact on 
the resulting photoresist profile. As shown in Fig. 4.6, all features of SOLID E are 
embedded in an intuitive GUI, which allows lithographers to navigate easily through a 
wide range of lithography simulation capabilities. 
 
SOLID E simulator consists of 5 pages: 
Page 1: Exposure Tool  - to set parameters for illuminators and exposure conditions 
Page 2: Mask  - to define the size of main feature and the types of feature 
such as chrome, 0° phase, 180° phase or shifter. 
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Page 3: Stack  - to define stack scheme and thickness on the mask such as 
quartz, chrome or shifter. 
Page 4: Resist & ARCs  - to define stack scheme and thickness on the wafer such as 
silicon substrate, type of resist and type of ARC (anti-
reflective coating). 















Fig. 4.6: Graphic User Interface (GUI) of Solid E simulator 
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Figure 4.7 shows sample of parameters setting on illuminators and exposure conditions. 
Information on stepper or scanner types, exposure wavelength, numerical aperture, and 
illumination types are needed to carry out the simulation study. Inner radius and outer 
radius are relative values and without unit. These values control total amount of light 
passing through the lens. Figure 4.8 - Fig. 4.13 show the 2D and 3D mask view generated 
by SOLID E after taking consideration of features dimension, distance between the 
features, types (pure phase and zebra) and stack scheme (quartz and chrome thickness). 
The effect of SRAF placement on isolated features is studied. The 2D and 3D mask setup 
are to study near field 3D mask effects on different conditions of CPL mask. The 
advantages and disadvantages of the different CPL masks designs are studied. All 





















Stepper convention: ASML   Wavelength: ArF (193 nm)  








 a) Annular      b) Quasar 
Inner radius: 0.68     Inner radius: 0.68 
Outer radius: 0.92     Outer radius: 0.92 
Angle: 30° 
Segments: 4 
Rotation angle: 45° 
 











































































Fig. 4.11: 2D and 3D view of CPL mask: Isolated zebra feature with SRAF 
H  











































This chapter presents the experimental work that has been carried out to study CPL mask 
lithographic performance. The experimental work begins with CPL mask tapeout, 
proposed mask fabrication processes and finally wafer printing with lithography tool. 
 
5.1 Chromeless Phase Lithography (CPL) mask tapeout 
A 193 nm CPL mask is built to carry out the experimental work. Figure 5.1 shows a CPL 
mask tapeout flow from test pattern generation to mask delivery. Several types of test 
patterns are drawn with commercial software (IC Graph software of Mentor Graphic), 
which include linearity, through pitch, SRAM and logic test cells. These test patterns are 
duplicated to generate different mask types, which include pure phase, zebra and pure 
chrome type. The test patterns are split with and without Optical OPC. Test patterns with 
OPC are generated through layout decomposition using CPL Builder software and data 
preparation process with Maskweaver software of ASML, which is dependent on feature 
size and proximity effect. To improve the DoF of isolated feature, chrome scattering bar 
or SRAF are placed adjacent to the main feature. SRAF placement is accomplished using 
Maskweaver software of ASML.  
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Gds data format conversion
Mask layout decomposition using CPL Builder
Test pattern generation using IC Graph
Data prep, OPC generation and SRAF placement 
using Maskweaver
Layout assembly using Calibre Workbench
Data tapeout to mask house
Mebes data fracturing
Mebes jobview and release for mask writing process






































     
 
















































Fig. 5.2: Layout decomposition of original data to different mask types with SRAF 
a) Original Data
b) CPL layout decomposition, data prep 







Figure 5.2 shows the layout decomposition of original data to different mask types with 
SRAF. The final layout assembly and chips placement are carried out with Calibre 
Workbench software of Mentor Graphic. The output gds data (processed data) is then 
transferred to mask house for fracturing process and conversion into mebes data format.  
 
Five layers of data which are sent to mask house to build the CPL mask are described 
below: 
1st layer: original data, as shown in Fig. 5.2 (a) 
2nd and 3rd layers: phase and chrome data, as shown in Fig. 5.2 (b).  
2nd and 3rd layers are to define chrome area and phase area on the physical mask. 
The data will be used for mask inspection tool. 
4th and 5th layers: 1st and 2nd mask write data, as shown in Fig. 5.3 (a) and (b).  
4th and 5th layers are used in mask writing process. 1st mask write data is to define 
the geometry on the mask while 2nd mask write data is to define chrome area and 
phase area on the mask through exposure, development and etching processes. 
The digitized area polarity for 1st mask write layer is dark while 2nd mask write 
layer is clear. In other words, the feature on the 1st mask write data will appear as 
resist feature on the mask after 1st mask writing/developing process while the 
feature on the 2nd mask write data will appear as resist space on the mask after 2nd 
mask writing/developing process. 
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a) 1st mask write data




















































The logical operation for these layers can be defined as 
Phase layer = “1st mask write layer” AND “2nd mask write layer”  (5.1) 
Chrome layer = “1st mask write layer” NOT “2nd mask write layer”  (5.2) 
 
Data conversion from gds to mebes format is necessary as mask writing and inspection 
tools are able to recognize data in mebes format only and are not able to read in gds data. 
Mebes jobview is carried out with K2 viewer software of Synopsis to ensure that data are 
converted correctly for mask fabrication process. It takes about 20 days to write, measure, 
inspect and deliver a CPL mask to the end user. Illustration of a CPL mask end product is 



















Fig. 5.4: Chromeless Phase Lithography (CPL) physical mask data 
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5.2 Chromeless Phase Lithography (CPL) mask fabrication process 
Figure 5.5 shows an illustration of proposed Chromeless Phase Lithography (CPL) mask 
fabrication flow. The flow starts with the raw material (blank material) and ends with the 
final product. A raw material consists of three material stacks which include photoresist, 
chrome and quartz. A 50keV electron-beam mask writing tool is used in 1st mask writing 
process (exposure with negative resist) while a laser-writing tool is used in 2nd mask 
writing process (exposure with positive resist). Electron-beam mask writing tool has 
better resolution compared to laser mask writing tool [51-54].  
 
The mask background is etched to achieve 205° phase shift relative to pure phase 
features. The etch depth required to produce a phase shift ofφ ° can be calculated based 
on the equation below [23]: 
Etch depth, d
)1(360 −= qtzn
λφ      (5.3) 
where qtzn  is the real part of the refractive index of quartz at wavelength λ . 
At 193nm wavelength, qtzn  is 1.563. 
In order to achieve effective phase shifting [54-60], the etch depth of the quartz is 







An advanced mask CD SEM tool is used to measure the dimension of the critical features 
on the mask. Mask CD performance, through pitch and linearity, overlay and phase 
uniformity performance are measured during the mask fabrication process. FIB (Focus 
Ion Beam) repair tool is used to repair any mask defect while advanced DUV (Deep 
Ultraviolet) mask inspection tool, equipped with tri-tone inspection algorithm is to 































(v) Quartz plasma etching process (use chrome as hard-mask to create “mesa”) 








































Fig. 5.5 Chromeless Phase Lithography (CPL) mask fabrication process flow 








































xvii) Pellicle mounting and final inspection 
xviii) Ex-factory and deliver final product to end user 
 
Fig. 5.5 Chromeless Phase Lithography (CPL) mask fabrication process flow 
 
 
5.3 Chromeless Phase Lithography (CPL) mask wafer printing  
5.3.1 Lithography tool 
The 193 nm CPL mask exposures are carried out with an ArF scanner tool and a 
maximum projection lens at 0.85 NA. The scanner tool is a high NA Step & Scan 
lithography tool designed for volume 300 mm wafer production. The scanner tool 
combines the imaging power of a variable 0.60-0.85 NA, double telecentric 4x 193 nm 
reduction lens with AERIAL™ II Illuminator technology. Prior to the exposure, a silicon 







































5.3.2 FEM (Focus Exposure Matrix) wafers 
Several FEM (Focus Exposure Matrix) wafers with a 65 nm CD are printed with different 
dose energy, defocus and different types of OAI. FEM wafers are used to define the 
variation of linewidth (and possibly other parameters) as a function of both focus and 
exposure energy. As shown in Fig. 5.6, an exposed FEM wafer shows an incremental 
focus setting from left to right column and incremental exposure energy setting from 
bottom to top row of the shots. Line width of a specific feature or CD (Critical 
Dimension) is measured using SEM which is used to measure resist profiles and CD by 
bombarding a sample with electrons and detecting backscattering of the electrons. All CD 
data are plotted as line width versus focus for different exposure energy setting and these 
plots are often referred to as smiley, spider, or Bossung plots. Best focus and exposure 
energy settings are defined from these plots based on the largest process window and 

















  Fig. 5.6 FEM (Focus Exposure Matrix) wafer setting 
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5.3.3 Process window 
Process window is a window created by plotting contours that correspond to various 
specification limits, as a function of exposure and focus. One simple process window, 
called the CD process window, is a contour plot of high and low CD specifications as a 
function of focus and exposure. Other typical process windows include sidewall angle 
and resist loss. Often, several process windows are plotted together to determine the 
overlap of the windows. In photolithography, DoF and exposure latitude (EL) are used to 
define process window. DoF is the total range of focus that can be tolerated, that is, the 
range of focus that keeps the resulting printed feature within a variety of specifications 
(such as line width, sidewall angle, resist loss, and exposure latitude). EL is the range of 
exposure energies (usually expressed as a percent variation from the nominal) that keeps 
the line width within specified limits. Process window can be improved through RET as 
mentioned in Chapter 2. 
 
5.3.4 DOE (Design of experiment)  
Table 5.1 and 5.2 illustrate the design of experiments for different illumination types and 
FEM settings. Table 5.1 is a preliminary investigation to obtain the best exposure energy 
and focus settings for pure phase, zebra and chrome types that can meet 65 nm CD target. 
Table 5.2 is to verify repeatability of the lithographic performance (exposure latitude and 
depth of focus) for pure phase, zebra and chrome types on the best lithography printing 
conditions (optimum exposure energy and focus). The experimental work is carried out 
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with ArF scanner tool at 0.85 NA (sigma in: 0.68, sigma out: 0.92). The exposure energy 
step and focus step for FEM setting is 0.5 mJ/cm2 and 0.05 um respectively. 
 
















1 Annular 26.0 0.0 19.5 to 32.5 -0.6 to 0.6 
2 Annular 37.5 0.0 31.0 to 44.0 -0.6 to 0.6 
3 Annular 49.0 0.0 42.5 to 55.5 -0.6 to 0.6 
4 Annular 60.5 0.0 54.0 to 67.0 -0.6 to 0.6 
5 Quasar (30°) 26.0 0.0 19.5 to 32.5 -0.6 to 0.6 
6 Quasar (30°) 37.5 0.0 31.0 to 44.0 -0.6 to 0.6 
7 Quasar (30°) 49.0 0.0 42.5 to 55.5 -0.6 to 0.6 



























9 Annular 15.0 0.1 9.0 to 21.0 -0.5 to 0.7 
10 Annular 17.0 0.1 11.0 to 23.0  -0.5 to 0.7 
11 Annular 19.0 0.1 13.0 to 25.0 -0.5 to 0.7 
12 Annular 21.0 0.1 15.0 to 27.0 -0.5 to 0.7 
13 Annular 23.0 0.1 17.0 to 29.0 -0.5 to 0.7 
14 Annular 27.0 0.1 21.0 to 33.0 -0.5 to 0.7 
15 Annular 37.0 0.1 31.0 to 43.0 -0.5 to 0.7 
16 Quasar (30°) 16.0 0.1 10.0 to 22.0 -0.5 to 0.7 
17 Quasar (30°) 18.0 0.1 12.0 to 24.0 -0.5 to 0.7 
18 Quasar (30°) 20.0 0.1 14.0 to 26.0 -0.5 to 0.7 
19 Quasar (30°) 22.0 0.1 16.0 to 28.0 -0.5 to 0.7 
20 Quasar (30°) 24.0 0.1 18.0 to 30.0 -0.5 to 0.7 
21 Quasar (30°) 28.0 0.1 22.0 to 34.0 -0.5 to 0.7 
22 Quasar (30°) 32.0 0.1 26.0 to 38.0 -0.5 to 0.7 







Results and Discussion 
 
This chapter presents the results and discussion for lithographic performance of CPL 
mask under various RET, which include both simulation and experimental results. 
 
6.1 Data handling optimization  
6.1.1 Three zone layout splitting 
Figure 6.1 shows wafer CD plotted against designed CD for various mask types with and 
without SRAF. It shows that pure phase type has the minimum changes on wafer CD 
against designed CD.  Figure 6.2 shows MEEF plotted against designed CD for pure 
phase type. It is seen that MEEF decreases when designed CD increases. MEEF is low 
(positive and less than 1) in resolution limit (feature size smaller than 85 nm designed 
CD). However, with increasing designed CD, MEEF decreases to negative values 
indicating that no appropriate bias can be applied on the mask feature. From the 
experimental results, it shows that pure phase type should be used in resolution limit as 
MEEF is low. For mask feature greater than 75 nm and 180 nm, zebra and pure chrome 























Designed CD, 1x (nm)
 ISO_OPC without SRAF
 ISO_OPC with SRAF
 ISO_Zebra without SRAF
 ISO_Phase without SRAF
 ISO_Chrome without SRAF
 



























































































 Pure Phase (1st Order)
 Pure Phase (0th Order)
 Zebra (1st Order)
 Zebra (0th Order)
 
 


















 DoF_Pure Phase (Annular)















































Fig. 6.4: Comparison of depth of focus from experimental results for different mask types 




Figure 6.3 shows simulated diffraction order amplitude against designed CD for pure 
phase and zebra type at a pitch of 160nm. It is seen that the optimum process window of 
CPL is located at a point where the 0th order curve intercepts the 1st order curve. For pure 
phase type, optimum window is achieved at 42 nm designed CD while for zebra type 
optimum process window is achieved at 50 nm designed CD.  
 
Figure 6.4 shows the summary experimental results of DoF for pure phase and zebra type 
with different illumination types at 0.85 NA and designed pitch of 160 nm. The raw data 
of experimental FEM results with different designed CD (40 nm, 50 nm, 60 nm and 70 
nm), different CPL types (pure phase and zebra) and different illumination types (annular 
and quasar) can be found in Appendix A. The experimental results show that DoF with 
the target CD of 65 nm +/- 10 % can be enhanced by optimizing the designed CD, 
changing the CPL and illumination types. The pure phase type achieves the best DoF 
with 40 nm designed CD while the zebra type achieves the best DoF with 60 nm designed 
CD.  
 
As shown in Fig. 6.4, there is no process window for 70 nm pure phase CPL type under 
both annular and quasar illumination at the pitch of 160 nm. For CPL with pure phase 
type, the 0th order and 1st order mask amplitude can be expressed as  
0th order, F0 ]2[
1 wp
p





±1st order, F1 )sin(2 p
wπ
π=        (6.2) 
 
where p is the pitch and w is the line width 
When the line to space ratio is 1:1 or close to 1:1, lens pupil only receives 1st order light 
and the 0th order light will be cancelled. As a result, no images are formed for designed 
CD of 70 nm and 80 nm at the pitch of 160 nm. This problem can be overcome by 
changing the CPL type from pure phase (100% transmittance) to zebra type (50% 
transmittance). 
 
Comparison of results between simulation and experimental as indicated in Figs. 6.3 and 
6.4 show that the optimum mask feature size agrees well for pure phase but not for zebra 
type. For pure phase type, simulated and experimental optimum mask feature size are 42 
nm and 40 nm respectively. For zebra type, simulated and experimental optimum mask 
feature size are 50 nm and 60 nm respectively. The difference in the zebra type is due to 
mask process limitation. The chrome islands on zebra type are fabricated with bigger 
resolution limit and reduced transmittance.   
  
Figure 6.5 shows a top-down SEM view of a 40 nm pure phase mask feature at a pitch of 
160 nm. The DICD is targeted at 65 nm +/- 10 %. The experimental results show that 40 
nm pure phase mask feature is able to achieve 0.30 um DoF with 14 % of EL. The 




tool (193 nm wavelength and 0.85 NA) is 140 nm, as illustrated in Fig. 6.6 and based on 
Rayleigh’s equation, the value of k1 is given by: 
Resolution, 
NA
kR λ1=   
                    
193
85.0*65
1 =k   






















































































Fig. 6.6: A SEM view of a 40 nm pure phase mask features at a pitch of 140 nm 
 
6.1.2 Implementation of OPC (Optical Proximity Correction) and 
SRAF  
RET refer to the techniques that improve the imaging resolution without changing the 
wavelength or NA of the imaging system. In general, PSM and OAI do not work for full-
chip tapeout unless accompanied by OPC. OPC is employed to move absorber edges on a 
layout or mask to improve printing resolution.  
 
Application of strong OAI on wafer printing can amplify the iso-dense bias. Iso-dense 






with different line widths on a wafer. An isolated line scatters light uniformly over the 
lens used for wafer lithography while an array of dense lines creates a distinct diffraction 
pattern that uses only certain parts of the lens [15]. Diffraction angle of the light leaving 
the mask is highly dependent on the pitch of the mask features. When a pitch is small, 
diffracted light arises with higher angles. Normally, bigger DICD line width appears at a 
dense region rather than at an isolated region.   
 
Sizing a mask to give correct CD on a wafer for various pitches certainly is feasible 
however it can not address iso-dense bias problem by just apply the bias. The response of 
an isolated feature to focus and exposure errors is significantly different to that of a dense 
main feature of the same size. Different shapes of Bossung curves produce different 
shapes of process windows, which limit the overlapping DoF even when the features 
have similar optimum exposure dose. 
 
The size of SRAF has to be carefully adjusted so that it will not print over the required 
process window. This factor determines one of the most important tradeoffs in scattering 
bar design: maximize assist features in order to create a more dense-like mask pattern, 
but not so large as to print over the process window. In general, SRAF is dependent on an 
optimized OAI. With the placement of SRAF, the difference in focus response between 
isolated and dense feature can be reduced. A combination of SRAF and bias OPC for a 
main feature with different pitches will lead to an increase in the DoF. If only bias OPC is 




capability of isolated main features, especially for a feature size which is closed to the 
resolution limit.  
 
Application of SRAF to improve the DoF of isolated main features is not complicated, if 
it is applied on an isolated main feature only. In reality, an actual layout contains main 
features with a variety of pitches, each of which must be applied with an optimum SRAF, 
if possible. Bias OPC has to be applied on intermediate cases where the space between 
two main features is not large enough to accommodate a SRAF. Besides, SRAF is used 
on line ends and corners together with the bias OPC to improve pattern fidelity on wafer 



































































Figures 6.9 and 6.10 show respectively a comparison of experimental results for isolated 
main features with and without SRAF for CD which ranges from 30 nm to 180 nm. Pure 
phase type is used for feature size from 30 nm to 60 nm and for 90 nm, zebra type is 
employed while for feature size greater than 120 nm, chrome type is used. From the 
experimental results, isolated main feature of 30 nm can be observed if SRAF is placed 
adjacent to the main feature. Placement of SRAF on isolated main feature of 60 nm and 
90 nm will also enhance the image contrast and pattern quality and LER are reduced. The 
improvement is significant compared to isolated main feature without SRAF. Isolated 
main feature of 30nm will not resolve on wafer without placement of SRAF. It is noted 
that the effect of SRAF is not significant for isolated main feature greater than 120 nm. 
 
Figures 6.11 and 6.12 show respectively the summary DoF against designed CD for pure 
phase and zebra type (with and without SRAF) under both annular and quasar 
illuminations. The raw data of experimental FEM results for isolated main feature with 
different designed line width CDs (50 nm, 60 nm and 70 nm), different CPL types (pure 
phase and zebra), different illumination types (annular and quasar) and, the split of with 
and without SRAF can be found in Appendix B. The experimental results show that DoF 
with the target CD of 65 nm +/- 10 % can be improved easily with the placement of 
SRAF adjacent to isolated main feature regardless of any designed line width (50 nm – 
70 nm), CPL types and illumination types. For isolated main feature, the DoF can be 
improved up to 200 % if the SRAF is placed adjacent to the main feature. As mentioned 

















































































Fig. 6.9: Comparison of experimental results for isolated main features (CD: 30 nm - 90 




















































































Fig. 6.10: Comparison of experimental results for isolated main features (CD: 120 nm - 















 Pure Phase (SRAF) Annular
 Pure Phase (SRAF) Quasar
 Pure Phase (no SRAF) Annular





















 Zebra (SRAF) Annular 
 Zebra (SRAF) Quasar
 Zebra (no SRAF) Annular


































Fig. 6.11: DoF against designed CD for pure phase type  





















Fig. 6.12: DoF against designed CD for zebra type  




For a full-chip tapeout, it is necessary to include OPC and SRAF placement rules in the 
main features which are designed with a variety of pitches (isolated, semi-dense and 
dense). A set of test patterns which consist of seven line patterns and the center line is 
always measured are created. 65 nm lines are measured on a wafer for pitches of: 150 
nm, 160 nm, 180 nm, 250 nm, 360 nm and 500 nm with optimized OPC and SRAF 
placement rules.  
 
For pitches from 150 nm to 250 nm, the spaces between the main features are too tight to 
allow insertion of SRAF in between the lines. Instead, SRAF are added on the outermost 
lines only. For pitches from 150 nm to 250 nm, a larger OPC bias or a larger movement 
of the main feature edges (-16 nm to -25 nm) is applied to achieve 65 nm feature size as 
shown in Table 6.1. For pitches between 250 nm to 500 nm, adding a single SRAF is 
essential the printing process. A smaller OPC bias (-4 nm) is required at these pitches.  
For pitches of 500 nm and beyond, adding more SRAF is possible with a smaller OPC 
bias (4 nm), as shown in Table 6.1. Illustration of SRAF placement in a variety of pitches 
of main features is as shown in Fig. 6.13. A suitable size of SRAF which would not be 




















150 65 -22 zebra 43 65 NA 25
160 65 -25 pure phase 40 NA NA 25
180 65 -23 pure phase 42 NA NA 25
250 65 -16 pure phase 49 NA 1 25
360 65 -4 zebra 61 88 1 25
500 65 4 zebra 69 89 2 25
SRAF size 
(nm)














































Pitch: 150 nm Pitch: 160 nm
Pitch: 180 nm Pitch: 250 nm

















































Figure 6.14 shows top-down SEM view of zebra type through pitch test pattern (without 
OPC) with annular illumination and 0.85NA. For other CPL and illumination types 
(without OPC), the results are shown in Fig. 6.15 to Fig. 6.17. It is seen that without OPC 
biasing and placement of SRAF, both zebra and pure phase through pitch main features 
are not able to achieve target CD of 65 nm +/- 10 %. Without OPC biasing and placement 
of SRAF, both zebra and pure phase main features through pitch performance cannot be 
improved by changing the illumination types. It is clearly indicated that zebra and pure 
phase main features without OPC biasing and placement of SRAF are not able to resolve 
on the pitch of 150 nm and 500 nm. The response of main features with different pitches 
to focus and exposure error are different, which limits the printability for all main 
features even when the features are exposed with the same exposure dose. Figure 6.18 
and Fig. 6.19 show respectively top-down SEM view of OPC through pitch test pattern 
(with SRAF) with annular and quasar illumination. It is seen that the OPC test pattern 
(with SRAF) are able to resolve in all pitches and achieve target CD of 65 nm +/- 10 %. 
 
Figure 6.20 shows summary of through pitch performance for zebra and pure phase 
feature without OPC and SRAF while Fig. 6.21 shows summary of through pitch 
performance for feature with OPC and SRAF. It is observed that all features which 
received OPC biasing and SRAF treatment are able to achieve target CD of 65 nm +/- 10 






Figure 6.22 shows a comparison of results for semi-dense main features (pitch: 250 nm 
and 360 nm) with and without SRAF. All main features receive OPC biasing. The results 
show that the wafer image contrast and fidelity can be improved significantly with 
placement of SRAF adjacent to the main features and without SRAF, the main feature 
may break off. For main features without SRAF, line width roughness is worst compared 





























































Fig. 6.14: Top-down SEM view of zebra type (without OPC, through pitch test pattern) 





















Fig. 6.15: Top-down SEM view of zebra type (without OPC, through pitch test pattern) 
















































Fig. 6.16: Top-down SEM view of pure phase type (without OPC, through pitch test 






















Fig. 6.17: Top-down SEM view of pure phase type (without OPC, through pitch test 
















































Fig. 6.18: Top-down SEM view of OPC through pitch test pattern (with SRAF) with 






















Fig. 6.19: Top-down SEM view of OPC through pitch test pattern (with SRAF) with 
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Fig. 6.22: Comparison of experimental results for semi-dense main features  
(Pitches: 250 nm and 360 nm) with and without SRAF  
 
6.2 Illumination optimization 
Process window of several types of illumination including conventional, quasar, annular, 
high sigma, multipole-4-30-45 and multipole-4-60-45 setting were compared. Figure 6.23 
shows a conventional on axis illumination setting. For off-axis illumination, the settings 
are shown in Fig. 6.24 - Fig. 6.28. It is seen that quasar and multipole settings consist of 4 





























































































































































































































































































Lithocruiser simulator was first used to calculate the optimum illumination setting 
(NA/Sigma) for each illumination type, as shown in Table 6.2. The optimum 
dose/defocus was then calculated to meet the CD target of 65 nm and the DoF (EL at 6%) 
for each optimized illumination types was calculated. The test patterns used to optimize 
the illumination setting is a line-space structure with a 160 nm pitch and line/space ratio 
of 0.6 (60 nm / 100 nm). Figure 6.29 shows the improvement achieved for different types 
of illumination setting. It is seen that the DoF increases steadily from conventional to 
quasar, annular and multipole illuminations. 
 
The DoF can be enhanced by increasing the overlapping region of the diffraction orders 
within the pupil’s entrance. As discussed in Chapter 2, the DoF is directly proportional to 
area of overlap but inverse proportional to background noise. Reduced background noise 
such as multipole-4-60-45 illumination can improve the DoF when compared to annular 
illumination. Changing the illumination from annular to multipole-4-60-45 can improve 









Illumination Type Numerical Aperture Sigma in/Sigma out Numerical Aperture Sigma in/Sigma out
Conventional 0.74 0.93 0.77 0.91
Quasar 0.85 0.92/0.68 0.85 0.92/0.68
Annular1 0.85 0.92/0.68 0.85 0.92/0.68
Annular2 0.79 0.92/0.65 0.72 0.93/0.65
High Sigma 0.69 0.95/0.75 0.69 0.95/0.75
Multipole-4-30-45 0.66 0.96/0.47 0.66 0.96/0.73
Multipole-4-60-45 0.67 0.96/0.72 0.67 0.96/0.73
Pure Phase CPL Type Zebra CPL Type
















































































  (b) Zebra Type 
 
Fig. 6.29: DoF improvement with illumination type  
                (a) Pure Phase Type CPL (b) Zebra Type CPL 
 






















































































































































































































































































































6.3 Effects of 3D mask  
6.3.1 Quartz etch optimization 
In this section, we systematically investigate the impact of mask topography on the 
imaging of CPL mask. Bossung plots for different pitches are evaluated in terms of the 
tilt in 0 um focus point. 3D mask simulations which include mask intensity and near field 
effects are performed to evaluate the mask contribution on the CPL mask lithographic 
performance. 
 
A set of CPL pure phase type through pitch test pattern with line/space 7-bar are studied. 
The target CD is 80 nm with annular illumination. 3 types of pitch are studied, which 
include 180 nm, 350 nm and 850 nm. A variety of quartz depths are studied, which 
include 164 nm, 172 nm, 180 nm, 188 nm, 196 nm and 204 nm.  
 
An etch depth, d that is required to produce a phase shift of φ° can be calculated using the 
well-known relationship: 
)1(360 −= nd
λφ       (6.3)  
where n denotes the material refractive index and λ is the wavelength of the light source.  
For a 193 nm wavelength, n for quartz is 1.563 and the nominal etch depth is 171.4 nm 




line, a strong coupling exists between the electric fields from both sidewalls. As a result, 
this nominal etch depth does not lead to an effective 180° phase shift in the near field, in 
turn resulting in phase errors in the interfering diffraction orders and though focus 
asymmetries at wafer. [55-60] 
 
Figure 6.30 shows the simulated Bossung curves of 50 nm design line at a pitch of 180 
nm against different quartz depths. It shows that Bossung curves are tilted at focus = 0 
um. Tilt-free Bossung can be obtained by increasing the quartz depth. Based on the 
simulated results, a quartz depth of 196 nm seems optimum. The Bossung curve is found 
balanced at 196 nm etch depth (~205°).  
 
Figures 6.31 and 6.32 show respectively simulated Bossung results of 50 nm line for 
different quartz depths at pitches of 350 nm and 840 nm. The results show that Bossung 
curves are not tilted at zero focus. An “effective phase” phenomena is clearly observed in 
smaller pitches but not in larger pitches.  
 
Figures 6.33 to Fig. 6.35 show respectively CPL 3D mask topography simulated results 
for pitches of 180 nm, 350 nm and 840 nm at a focus of 0 um. The results also include 2D 
mask cross-section, 2D mask intensity and 3D mask near field effects. In smaller pitches, 
only the 0th and 1st order emerge from the pupil to interfere at the wafer level. The wafer 




of the Bossung curves. For larger pitches, more diffraction orders enter the pupil and 
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CPL Pure Phase Type 
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CPL Pure Phase Type 
(50 nm line, 840 nm pitch)







































6.3.2 Effects of phase variation 
Figure 6.36 shows variation of the DoF with phase angle for various mask types and OAI 
at 0.85 NA with 160 nm pitch. The results show that for pure phase type the influence of 
phase angle with annular illumination is much greater than that of quasar type. At 
160°/200° phase angle, the DoF shows an increase of 8% using quasar type. However, for 
zebra type, both quasar and annular illuminations show little variation with phase angle. 
The results show that the DoF decreases by up to 5% with a phase variation of 10°. Based 
on the ITRS 2006 recommendations, phase angle change specification should be 












Fig. 6.36: Simulated results of phase variation effects against effective phase angle 
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6.4 Effects of high NA vector 
6.4.1 Polarization effects 
Simulations were carried out on both pure phase and zebra type masks based on three 
different assumptions of polarization: unpolarized waves, Azimuthal or TE polarized 
light and radial or TM polarized light using quasar and annular illuminations. Figure 6.37 
shows a change in the DoF for different polarization types. Azimuthal polarized light 
source results in a better DoF compared to unpolarized and radially polarized light. The 
improvement is about 4% under 0.85 NA, 193 nm with a dry lithography system. As can 
be seen in Fig. 6.37, zebra type with annular illumination shows a rapid degradation of 








































6.4.2 Immersion lithography 
Figure 6.38 shows the variation of DoF for both dry and immersion lithography systems 
with different quartz depths at 0.85 NA and 160 nm designed pitch. As can be seen, 
immersion lithography system demonstrates at least a 60% improvement in DoF 
compared to dry system. From the results, it is seen that the effective etch depth for a dry 
system is 195 nm or 205° while the effective etch depth for an immersion system is 184 
nm or 193°. The influence of the etch depth variation on the DoF is not as significant in 
the immersion system compared to the dry system. With the advantages mentioned, 


























Conclusions and Recommendations for Future Work 
 
7.1 Conclusions 
In this study, several primary RET are adopted in CPL to enhance its performance. 
Several types of PSM and illumination setting, CPL, OPC and placement of SRAF are 
discussed and evaluated.  
 
The capabilities of CPL in enhancing resolution are also presented. Mask types including 
pure phase, zebra and pure chrome are evaluated at the mask and wafer levels. A 160 nm 
pitch, CPL zebra type mask is able to achieve a 0.20 um DoF with 14% EL while a pure 
phase type shows 0.30 um DoF with 14% EL. To obtain a CD target of 65 nm on a wafer, 
the optimum feature size for a pure phase type is 40 nm while that of a zebra type is 60 
nm. Pure phase type should be used with a dense pitch near the resolution limit. At the 
resolution limit, the pure phase type should be used while the zebra type is used for 
feature size in the range of 75 - 180 nm. For a 180 nm pitch onwards, pure chrome type is 
recommended. It is observed that when a 1:1 line to space ratio of pure phase type CPL is 
used, a lens pupil only receives the 1st orders light as the 0th order light is cancelled. As a 
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result, no images are formed on wafer. This issue can be resolved by changing the CPL 
type from pure phase (100% transmittance) to zebra type (50% transmittance). 
 
From the experimental results, isolated main feature of 30 nm can be seen on wafer 
printing if a SRAF is placed adjacent to the main feature. For isolated main feature which 
ranges from 60 nm to 90 nm, placement of a SRAF will improve image contrast, pattern 
quality and LER (Line Edge Roughness) of printed lines will be reduced. The 
improvement is significant compared to isolated main feature without SRAF. The effect 
of SRAF placement is not significant for isolated main feature greater than 120 nm. The 
DoF of isolated main feature can be improved up to 200 % with a placement of SRAF. 
The size of a SRAF is critical. It should not be printed within the required process 
window. 
 
The DoF is directly proportional to the area of a 2D overlap region but inverse 
proportional to the background noise. Reduced background noise illumination such as 
multipole-4-60-45 is able to improve the DoF. By optimizing the illumination and 
replacing annular/quasar illumination with a multipole customized designed Off Axis 




Effective quartz etch has to be set at 205° to eliminate shifting /tilting of Bossung plot. 
Phase change specification has to be controlled at +/- 1.5° to obtain optimum process 
window. Azimuthal polarized light increases the process window by about 4% while 
radially polarized light decreases the DoF by 1% to 5%. The study also shows that TE or 
transverse-electric polarized light is a process window enhancer while TM or transverse-
magnetic polarized light is not. This observation is in agreement with the theoretical 
prediction. It is also shown that immersion lithography demonstrates an improvement of 
60% in the DoF and also improves the printing resolution. In addition, with combination 
of several types of process window optimizers, CPL has shown to be a key lithography 












7.2 Recommendations for future work 
Lithographers will continue to struggle with shrinking margins, more stringent 
requirements of metrology and process control for future technologies. Further extension 
of 193 nm water immersion will soon reach its limitation. The practical limit of k1 is 
0.25. One of the recommendations is to integrate CPL into Double Patterning 
Lithography (DPL). The new approach is to split the design into two masks to relax the 
minimum pitch, together with implementing a double-patterning integration flow. The 
advantage of this method is that existing optical lithography tool can be extended. 
However, this approach rises with new challenges for mask design, imaging and 
integration flow. The scanner error budget such as overlay is much tighter. Another 
approach is to migrate to EUV (Extreme Ultraviolet) lithography system. However, based 
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Appendix A:  





















Fig. A1: Experimental FEM results for 40 nm pure phase line (160 nm pitch) with 
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Fig. A3: Experimental FEM results for 50 nm pure phase line (160 nm pitch) with 
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Fig. A7: Experimental FEM results for 60 nm pure phase line (160 nm pitch) with 
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Fig. A11: Experimental FEM results for 70 nm pure phase line (160 nm pitch) with 























Fig. A12: Experimental FEM results for 70 nm pure phase line (160 nm pitch) with 
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Appendix B:  





















Fig. B1: Experimental FEM results for 50 nm isolated pure phase line (without SRAF) 
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Fig. B3: Experimental FEM results for 50 nm isolated pure phase line (without SRAF) 
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Fig. B9: Experimental FEM results for 60 nm isolated pure phase line (without SRAF) 
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Fig. B11: Experimental FEM results for 60 nm isolated pure phase line (without SRAF) 
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Fig. B17: Experimental FEM results for 70 nm isolated pure phase line (without SRAF) 
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Fig. B19: Experimental FEM results for 70 nm isolated pure phase line (without SRAF) 
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Fig. B24: Experimental FEM results for 70 nm isolated zebra line (with SRAF) with 
quasar illumination 
